MCQ1 mark
Which one of the following dependencies among the register operands of different instructions can cause a data hazard in a pipelined processor?
Single correct
GATE CSE previous year questions · Computer Organization & Architecture
Single correct
Numerical answer
Numerical answer
Numerical answer
One or more correct
Numerical answer
I1: DIV R3, R1, R2
I2: SUB R5, R3, R4
I3: ADD R3, R5, R6
I4: MUL R7, R3, R8
Which of the following statements is/are TRUE?One or more correct
Numerical answer
Numerical answer
Answer key coming soon
Numerical answer
Answer key coming soon
Numerical answer
Answer key coming soon
Numerical answer
Answer key coming soon
Numerical answer
Answer key coming soon
Numerical answer
Numerical answer
Answer key coming soon
Numerical answer
Answer key coming soon
Numerical answer
Answer key coming soon
Numerical answer
Answer key coming soon
Numerical answer
MUL R5, R0, R1
DIV R6, R2, R3
ADD R7, R5, R6
SUB R8, R7, R4
In the above sequence, R0 to R8 are general purpose registers. In the instructions shown, the first register stores the result of the operation performed on the second and the third registers. This sequence of instructions is to be executed in a pipelined instruction processor with the following 4 stages: (1) Instruction Fetch and Decode (IF), (2) Operand Fetch (OF), (3) Perform Operation (PO) and (4) Write back the result (WB). The IF, OF and WB stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD or SUB instruction, 3 clock cycles for MUL instruction and 5 clock cycles for DIV instruction. The pipelined processor uses operand forwarding from the PO stage to the OF stage. The number of clock cycles taken for the execution of the above sequence of instructions is _____.Numerical answer